



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/809,908	03/26/2004	Susie Xiuru Yang	008066 USA/MTCG/PCTRL/JW		
75	90 06/28/2005		EXAMINER		
Applied Materials, Inc. P.O. Box 450A		JARRETT, RYAN A			
Santa Clara, CA 95052			ART UNIT	PAPER NUMBER	
			2125		
			DATE MAILED, 0//20/200	DATE MAIL ED. 06/20/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	Office Action Summa	ıry Pa	art of Paper No./Mail Date 06162005			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-3) Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date 4 IDS's.		4) Interview Summary Paper No(s)/Mail D. 5) Notice of Informal F 6) Other:				
 a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119						
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
Application Papers						
Any reply received by the Office later than three months afte earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed	on 26 March 2004 This action is a large except a under Ex parte Quality plication.	non-final. for formal matters, pro uayle, 1935 C.D. 11, 4	d, may reduce any osecution as to the merits is			
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNIC - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) of the first of the first of the maximum statuse. Failure to reply within the set or extended period for reply with any reply received by the Office later than three months after the state of the first of the firs	ATION. 37 CFR 1.136(a). In no evication. days, a reply within the statory period will apply and vill, by statute, cause the ap	rent, however, may a reply be tir tutory minimum of thirty (30) day vill expire SIX (6) MONTHS from blication to become ABANDONE	mely filed ys will be considered timely. the mailing date of this communication. ED (35 U.S.C. § 133).			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
•	Ryan A.		2125			
Office Action Summary	10/809,9 Examine		YANG ET AL.			
	Applicat	on No.	Applicant(s)			

Application/Control Number: 10/809,908 Page 2

Art Unit: 2125

DETAILED ACTION

1. Claims 1-30 are presented for examination.

Information Disclosure Statement

2. The information disclosure statements (IDS) submitted on 6/16/04, 8/11/04, 10/08/04, and 12/07/04 have been received. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statements are being considered by the examiner and an initialed copy is being attached to this Office Action.

Claim Objections

3. Claims 7, 9, 17, and 27 are objected to because of the following informalities:
In claim 7 line 2, it appears that "method" should be replaced with "metal".
In claim 9 line 2, it appear that "comprising" should be replaced with "comparing".
In claim 17 line 2, it appears that "method" should be replaced with "metal".
In claim 27 line 2, it appears that "method" should be replaced with "metal".
Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2125

5. Claim 23 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 23 recites the limitation "the other semiconductor product" in line 3. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 7. Claims 1-3, 5, 7, 11, 12, 15, 17, 21-23, 25, and 27 are rejected under 35 U.S.C. 102(e) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Chen et al. US 6,756,309. Applicant's claims are directed towards a "computer-implemented method", a "computer-assisted system", and "a computer program having instructions stored on a computer-readable medium". Chen et al. discloses all the steps and functional limitations of the aforementioned claims, but does not *explicitly* disclose the use of a "computer" or a "controller" or a "computer program" to carry out the steps. Such a teaching is clearly implied by the disclosure of Chen et al. Taking claim 1 as an example, Chen et al. implies that the data-collection steps (A), (B), and (C) are

Page 4

Art Unit: 2125

computer-implemented since Chen et al. discloses various metrology tools and methods used to collect the layer thickness data and the trench profile data, such as variable angle spectroscopic ellipsometry, reflection spectroscopy, FTIR spectroscopy, X-ray fluorescence, and scanning electron microscopes (e.g., col. 3 lines 15-25, col. 4 lines 1-4). These data collection methods and tools require the use of a computer. Chen et al. also implies that steps (C) and (D) are computer-implemented since Chen et al. discloses that layer thickness and trench depth dimensions are "fed-forward" to be used in determining a targeted metal line thickness (col. 5 lines 1-4), and since Chen et al. discloses "projecting" new polishing endpoints (CMP time period) in order to achieve the targeted metal line thickness. Terms such as "feed-forward" and "project" imply the use of a computer, in the context of Chen's disclosure.

Alternatively, it additionally would have been obvious to one having ordinary skill in the art at the time the invention was made to use a computer to carry out the method of Chen et al. in order to increase throughput by automating the process and to eliminate the potential for human error, and since it is well known to use computers in semiconductor feed-forward and feed-back process control systems.

Chen et al. discloses:

- A computer-implemented method for controlling metal line resistance (RS) uniformity in a semiconductor manufacturing process using integrated or in-line metrology, comprising the steps of:
- (A) collecting first data representative of at least one measurement of a first thickness of at least one deposition layer, subsequent to a deposition process on at least one semiconductor product (e.g., Fig. 2B #A1, col. 3 lines 15-61);

Application/Control Number: 10/809,908 Page 5

Art Unit: 2125

(B) collecting second data representative of a plurality of measurements characterizing a profile of at least one trench in the at least one deposition layer, subsequent to an etch process on the at least one semiconductor product (e.g., Fig. 2B #C1, Fig. 2B #B2, col. 3 line 62 – col. 4 line 23);

- (C) collecting third data representative of at least one measurement of a second thickness of the at least one deposition layer (e.g., Fig. 2D #A2, col. 5 lines 36-48), and a thickness of a metal deposited in the at least one trench (e.g., Fig. 2D #B3, col. 5 lines 36-48), on the at least one semiconductor product;
- (D) determining an area of a cross section of metal in the at least one trench at the profile and comparing the resistance of the area to a target resistance (e.g., col. 4 lines 40-60); and
- (E) determining a planarization process to adjust an amount of metal in the at least one trench to approximate the target resistance in the at least one semiconductor product (e.g., col. 5 lines 10-54).
- 2. The method of claim 1, further comprising utilizing the determined planarization process for at least one of: the at least one semiconductor product (e.g., col. 5 lines 10-54), another semiconductor product subsequent to the at least one semiconductor product, a lot of semiconductor products including the at least one semiconductor product, and a lot of semiconductor products including the other semiconductor product.
- 3. The method of claim 1, further comprising utilizing at least one of: the first data to adjust the deposition process, the second data to adjust a lithography process and/or the etch process, and the third data to adjust the planarization process (e.g., col. 5 lines 10-54).
- 5. The method of claim 1, wherein the at least one deposition layer includes a dielectric deposition layer, and wherein the deposition process is a chemical vapor deposition process (e.g., col. 3 lines 35-45).
- 7. The method of claim 1, wherein the third data includes data representative of a dishing and/or erosion of the method in the at least one trench (e.g. col. 5 lines 52-54).
- 11. A computer-assisted system for controlling metal line resistance (RS) uniformity, in a semiconductor manufacturing process using integrated or in-line metrology components, comprising:

Art Unit: 2125

(A) at least one first component, to collect first data representative of at least one measurement of a first thickness of at least one deposition layer, subsequent to a deposition process on at least one semiconductor product (e.g., Fig. 2B #A1, col. 3 lines 15-61);

Page 6

- (B) at least one second component, to collect second data representative of a plurality of measurements characterizing a profile of at least one trench in the at least one deposition layer, subsequent to an etch process on the at least one semiconductor product (e.g., Fig. 2B #C1, Fig. 2B #B2, col. 3 line 62 col. 4 line 23);
- (C) at least one third component, to collect third data representative of at least one measurement of a second thickness of the at least one deposition layer (e.g., Fig. 2D #A2, col. 5 lines 36-48), and a thickness of a metal deposited in the at least one trench, on the at least one semiconductor product (e.g., Fig. 2D #B3, col. 5 lines 36-48); and
- (D) at least one controller, communicating with the at least one first component, the at least one second component, and the at least one third component, to determine an area of a cross section of metal in the at least one trench at the profile, and to compare the resistance of the area to a target resistance (e.g., col. 4 lines 40-60); and to determine a planarization process, so as to leave an amount of metal in the at least one trench, approximating the target resistance in the at least one semiconductor product (e.g., col. 5 lines 10-54).
- 12. The system of claim 11, wherein the at least one controller utilizes the determined planarization process for at least one of: the at least one semiconductor product (e.g., col. 5 lines 10-54), another semiconductor product subsequent to the at least one semiconductor product, a lot of semiconductor products including the at least one semiconductor product, and a lot of semiconductor products including the other semiconductor product.
- 15. The system of claim 11, wherein the at least one deposition layer includes a dielectric deposition layer, and wherein the deposition process is a chemical vapor deposition process (e.g., col. 3 lines 35-45).
- 17. The system of claim 11, wherein the third data includes data representative of a dishing and/or erosion of the method in the at least one trench (e.g. col. 5 lines 52-54).

Art Unit: 2125

21. A computer program for controlling metal line resistance (RS) uniformity, in a semiconductor manufacturing process using integrated or in-line metrology, the computer program having instructions stored on at least one computer-readable medium, comprising:

Page 7

- (A) instructions for collecting first data representative of at least one measurement of a first thickness of at least one deposition layer, subsequent to a deposition process on at least one semiconductor product (e.g., Fig. 2B #A1, col. 3 lines 15-61);
- (B) instructions for collecting second data representative of a plurality of measurements characterizing a profile of at least one trench in the at least one deposition layer, subsequent to an etch process on the at least one semiconductor product (e.g., Fig. 2B #C1, Fig. 2B #B2, col. 3 line 62 col. 4 line 23);
- (C) instructions for collecting third data representative of at least one measurement of a second thickness of the at least one deposition layer (e.g., Fig. 2D #A2, col. 5 lines 36-48), and a thickness of a metal deposited in the at least one trench (e.g., Fig. 2D #B3, col. 5 lines 36-48), on the at least one semiconductor product;
- (D) instructions, on the computer-readable medium, for determining an area of a cross section of metal in the at least one trench at the profile and for comparing the resistance of the area to a target resistance (e.g., col. 4 lines 40-60); and
- (E) instructions for determining a planarization process, so as to leave an amount of metal in the at least one trench, approximating the target resistance in the at least one semiconductor product (e.g., col. 5 lines 10-54).
- 22. The computer program of claim 21, further comprising instructions for utilizing the determined planarization process for at least one of: the at least one semiconductor product (e.g., col. 5 lines 10-54), another semiconductor product subsequent to the at least one semiconductor product, a lot of semiconductor products including the at least one semiconductor product, and a lot of semiconductor products including the other semiconductor product.
- 23. The computer program of claim 21, further comprising instructions for utilizing at least one of: the first data to adjust the deposition process, the second data to adjust a lithography process

Art Unit: 2125

and/or the etch process, and the third data to adjust the planarization process (e.g., col. 5 lines 10-54), for the other semiconductor product subsequent to the at least one semiconductor product (*rejected under 112 2nd paragraph above*).

- 25. The computer program of claim 21, wherein the at least one deposition layer includes a dielectric deposition layer, and wherein the deposition process is a chemical vapor deposition process (e.g., col. 3 lines 35-45).
- 27. The computer program of claim 21, wherein the third data includes data representative of a dishing and/or erosion of the method in the at least one trench (e.g. col. 5 lines 52-54).

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 4, 10, 14, 20, 24, and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. as applied to claims 1, 11, and 21 above, and further in view of Sonderman et al. US 6,751,518. Regarding independent claims 10, 20, and 30, Chen et al. discloses most all features of these claims as detailed above with respect to independent claims 1, 11, and 21. Chen et al. discloses that the dimensional measurements according to the invention are carried out on one or more thickness monitor wafers (e.g., processes carried out in parallel) over predetermined areas of the monitor wafer process surface, for example along a scribe line (col. 3 lines 30-35). But

Chen et al. fails to explicitly disclose determining a "variation in resistance" over a plurality of the semiconductor wafers.

Sonderman et al. discloses determining a variation in resistance over a plurality of semiconductor wafers (e.g., col. 8 lines 38-63).

Chen et al. and Sonderman et al. are analogous art because they are both related to feed-back and feed-forward methods for controlling semiconductor processing tools in order to achieve targeted and uniform wafer characteristics and performance values.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Chen et al. with Sonderman et al. since Sonderman et al. teaches that determining a variation in resistance over a plurality of semiconductor products (as well as variations in trench depth, sidewall angles, line width, etc.) can be used to help reduce process non-uniformity, properly correct errors detected across the processed wafers, and improve yield prediction and manufacturing planning (e.g., col. 2 lines 51-67).

10. Claim 6, 16, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. as applied to claims 1, 11, and 21 above, and further in view of Berghaus et al. US 6,244,103. Chen et al. discloses that the plurality of measurements characterizing the trench profile includes at least depth and trench width, or critical dimension (e.g., col. 3 line 62 – col. 4 line 23).

Chen et al. fails to explicitly disclose that the trench width measurements specifically include a top critical dimension, a bottom critical dimension, and at least one critical dimension along a sidewall of the at least one trench. The trench depicted in Fig. 2 of Chen et al. is a rectangular trench with a uniform width along the depth of the trench. So in this particular example it would not be necessary to separately measure a top trench width and a bottom trench width since the widths would be the same due to the rectangular nature of the trench. The area of the trench of Chen et al. is represented by the WT term in the equation for calculating the resistance of the trench line (col. 4 lines 46-50), where W is the width of the trench and T is the depth of the trench.

However, trapezoidal-shaped trenches are well known in the art. And it is well known that in order to calculate the area of a trapezoidal-shaped trench one would need to know the values of the top critical dimension and the bottom critical dimension, since the area of a trapezoid is defined as ½ * (top width + bottom width) * height. And, as noted above, Chen et al. already provides a teaching for determining the area of a rectangular-shaped trench.

Berghaus et al. discloses that trapezoidal-shaped trenches are common. Berghaus et al. also discloses a device for determining the entire profile of such a trench, including the top width and bottom width (e.g., col. 1 lines 10-45).

Chen et al. and Berghaus et al. are analogous art since they are both concerned with measuring critical dimensions of a trench profile in a semiconductor wafer.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Chen et al. with Berghaus et al. since Berghaus et al. teaches that sharp trenches with 90° angles are not always required, and sometimes a process can fall out of specification, resulting in trapezoidal-shaped trenches, which would require a determination of the entire trench profile depending on the situation (col. 1 lines 10-45), and since Chen et al. already provides a teaching for the desirability of obtaining a cross-sectional area of a trench profile.

11. Claims 8, 18, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. as applied to claims 1, 11, and 21 above, and further in view of Sonderman et al. US 6,751,518. Chen et al. fails to explicitly disclose that the determined planarization process includes at least one of a removal rate, a polishing pressure, and chemical supplies to be used. Chen et al. discloses that the determined planarization process includes a polishing time period (e.g., col. 5 lines 48-52).

Sonderman et al. discloses determining a planarization process to adjust an amount of metal in a trench in order to achieve process uniformity with respect to various data such as trench depth, thickness, and resistance. The determined planarization process includes removal rate and polishing pressure (e.g., col. 6 lines 1-15).

Chen et al. and Sonderman et al. are analogous art because they are both related to feed-back and feed-forward methods for controlling semiconductor processing

Art Unit: 2125

tools in order to achieve targeted and uniform wafer characteristics and performance values.

Page 12

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Chen et al. with Sonderman et al. since Sonderman et al. teaches that adjusting and manipulating CMP process variables such as rotational speed and polishing arm down force can be used to achieve a desired metal layer thickness by compensating for a non-uniformity originating in the CMP process itself or in another process, such as a deposition process (e.g., col. 5 line 45 – col. 6 line 15).

12. Claims 9, 19, and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. as applied to claims 1, 11, and 21 above, and further in view of Sonderman et al. US 6,751,518. Chen et al. does not explicitly disclose "measuring" the actual resistance of the metal in the at least one trench and comparing the actual resistance to the target resistance. Chen et al. determines the actual resistance using a formula (col. 3 lines 46-50). Chen et al. does allude to a four point probe measurement (col. 4 line 52) for determining resistance, but does not explicitly disclose that such a probe is used in the method.

Sonderman et al. discloses measuring an actual wafer resistance (e.g., col. 8 lines 38-63) and comparing the actual resistance to the target resistance (e.g., col. 5 lines 26-45, col. 6 lines 34-57).

Art Unit: 2125

Chen et al. and Sonderman et al. are analogous art because they are both related to feed-back and feed-forward methods for controlling semiconductor processing tools in order to achieve targeted and uniform wafer characteristics and performance values.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Chen et al. with Sonderman et al. since Sonderman et al. teaches that comparing a measured wafer resistance to a target resistance can be used to determine whether uniformity exists across the wafer, or across multiple wafers. Sonderman et al. teaches that process uniformity is important in order to properly correct errors detected across processed wafers, and to improve yield prediction and manufacturing planning (e.g., col. 2 lines 51-67).

13. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. as applied to claim 11 above, and further in view of Sonderman et al. Chen et al. adjusts the planarization process responsive to the third data that is representative of the second thickness of the deposition layer and the thickness of the metal, per claim 13. But Chen et al. fails to explicitly disclose adjusting the deposition process responsive to the first measured data that is representative of the first thickness of the deposition layer, and Chen et al. fails to explicitly disclose adjusting the etch process responsive to the second measured data that is representative of the trench profile.

Sonderman et al. discloses adjusting a deposition process responsive to measured thickness data (e.g., col. 7 lines 30-40, col. 6 lines 16-33, col. 8 lines 38-63)

and adjusting an etch process responsive to measured trench profile data (e.g., col. 7 lines 9-20, col. 6 lines 16-33, col. 8 lines 38-63).

Chen et al. and Sonderman et al. are analogous art because they are both related to feed-back and feed-forward methods for controlling semiconductor processing tools in order to achieve targeted and uniform wafer characteristics and performance values.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Chen et al. with Sonderman et al. since Sonderman et al. teaches that wafer metrology data collected at certain processing tools (e.g., a deposition tool and an etch tool) can be used to feedback compensate the respective processing tools in order to reduce process non-uniformity across subsequently processed semiconductor wafers (e.g., col. 6 lines 23-27).

Conclusion

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan A. Jarrett whose telephone number is (571) 272-3742. The examiner can normally be reached on 10:00-6:30 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Leo Picard can be reached on (571) 272-3749. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2125

Page 15

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

L. P. P.

Ryan A. Jarrett Examiner Art Unit 2125

6/18/05

LEO PICARD
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100